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I. INTRODUCTION
Two AxC techniques have been successfully applied to
hardware components. The first one is the functional approx-
imation [1]that modifies the circuit structure replacing the
original function F with the function G. G implementation
leads to area/energy reduction at the cost of reduced accuracy,
meaning that some errors can be observed at the outputs of
G. The observed errors are a variation between the output
values of F (precise) and G (approximate). The variation is the
accuracy loss measured by means of quality metric(s) [1]. The
second AxC technique is the over-scaling based approxima-
tion. Basically, the HW component is forced to work outside
its specified operating conditions [1]. The classical example is
the reduction of the supply voltage under the minimum value.
In the functional approximation, the circuit netlist is modi-
fied to introduce the approximation. Thus we have to guarantee
that the approximate circuit does not introduce an error greater
than the acceptable one. It is therefore required to adapt the
“verification” phase to the AxC design flow. We present an
approach in which the approximation problem is formulated
as a complex multi-objective design and optimization problem
and solved using advanced search methods. In order to exactly
determine the quality (the average error, the worst-case error
etc.) of candidate solutions, symbolic methods based on BDD
analysis and SAT problem solving are employed. Several case
studies in the area of arithmetic circuit approximation will
be presented to demonstrate the efficacy and scalability of
the search-based approximation combined with formal error
analysis [2]. Once the verification phase is done, the AxC
design enters in the manufacturing process, where physical
defects may impact the produced AxC. This means that the
manufactured device may have a different error w.r.t. the
verified one. In this context, the role of “testing” is to ensure
that the amount of error (due to manufacturing defects) is
not greater than the acceptable error threshold. We propose
our AxC aware ATPG for generating test vectors targeting
only the “critical faults” (i.e., faults leading to an unacceptable
error) [3]. The benefits are a lower test set (i.e., reduced
test time) and a yield improvements. Experimental results are
carried out on a public benchmark suite to prove the efficiency
of the proposed approach.
AxC exploits the index property of some applications to
tolerate the presence of inaccuracy. This inaccuracy is quanti-
fied as an error w.r.t to the precise application and quantified
by means of quality metrics. Actually the applications are
inherently able to tolerate the presence of a certain amount of
error because they intrinsically embed redundancy: a higher
number of loop iterations or data precision larger than the
required. AxC cut this embedded redundancy and on one hand
it gains in terms of overhead reduction, but on the other
hand it introduces a reduction of the capability to tolerate
errors (because of the accuracy reduction). This means that
if a resilient application is able to tolerate a certain amount
of errors due to harsh environment or aging problems, the
approximated application can tolerate only a reduced fraction
of errors. For safety critical applications, it is thus very
important to identify a trade off between approximation and
reliability. Moreover, the use of the over-scaling technique may
exacerbate this problem.
We experimentally evaluate the benefits and challenges in
terms of reliability introduced by approximate computing.
Faults that only slightly impact the code output could be
tolerated if an approximate solution is accepted as correct.
We have seen through accelerated neutron beam experiments
(i.e., the harsh environment) that a 0.1% approximation of the
output value allows the application to tolerate up to 90% of
radiation-induced transient errors [4]. It is then fundamental to
analyze the application and distinguish between tolerable and
critical errors. Unfortunately, approximate hardware is likely
to increase the device error rate. Errors in the least significant
digits of a 32 bit number are much less severe than those
in a 16 bit number. Moreover, a fault in a 32 bit hardware
used to execute two 16 bit operations is likely to corrupt both
half-precision outputs, thus reducing the application reliability.
As a result, while the benefits of approximate hardware are
unquestionable it is necessary to carefully evaluate the impact
of such an hardware in the system reliability.
This work has been partially supported by the IT4Innovations
excellence in science project LQ1602.
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